Combined use of rising and falling edge triggered clocks for peak current reduction in IP-based SoC designs. - Tsung-Yi Wu; Tzi-Wei Kao; Shi-Yi Huang; Tai-Lun Li; How-Rern Lin (ASP-DAC, 2010)