Power optimization for clock network with clock gate cloning and flip-flop merging. - Shih-Chuan Lo; Chih-Cheng Hsu; Mark Po-Hung Lin (ISPD, 2014)