A false-path aware formal static timing analyzer considering simultaneous input transitions. - Shihheng Tsai; Chung-Yang Huang (DAC, 2009)

A semi-formal min-cost buffer insertion technique considering multi-mode multi-corner timing constraints. - Shihheng Tsai; Man-Yu Li; Chung-Yang Huang (ASP-DAC, 2012)