A 1.25MS/S Two-Step Incremental ADC with 100DB DR and 110DB SFDR. - Takato Katayama; Shiko Miyashita; Kazuki Sobue; Koichi Hamashita (VLSI Circuits, 2018)