A low-power SRAM design using quiet-bitline architecture. - Shin-Pao Cheng; Shi-Yu Huang (MTDT, 2005)

A low-power SRAM for Viterbi decoder in wireless communication. - Shin-Pao Cheng; Shi-Yu Huang (IEEE Trans. Consumer Electron., 2008)