A layout checking system for large scale integrated circuits. - Kenji Yoshida; Takashi Mitsuhashi; Yasuo Nakada; Toshiaki Chiba; Kiyoshi Ogita; Shinji Nakatsuka (DAC, 1977)