A 16-Bit Microprocessor with Multi-Register Bank Architecture. - Hideo Maejima; Hiroyuki Kida; Tan Watanabe; Shiro Baba; Keiichi Kurakazu (FJCC, 1986)