Design of a parity preserving reversible full adder/subtractor circuit. - Shiva Rahbar Arabani; Mohammad Reza Reshadinezhad; Majid Haghparast (Int. J. Comput. Intell. Stud., 2018)