A Design and Yield Evaluation Technique for Wafer-Scale Memory. - Koichi Yamashita; Shohei Ikehara (Computer, 1992)

A study of network logic for wafer-scale parallel-access memory and a yield analysis. - Koichi Yamashita; Shohei Ikehara (Syst. Comput. Jpn., 1995)