A Method of Test Generation for Path Delay Faults in Balanced Sequential Circuits. - Satoshi Ohtake; Hideo Fujiwara; Shunjiro Miwa (VTS, 2002)