A design of 4-operand redundant binary parallel adder using neuron MOS. - Masahiro Sakamoto; Shuusaku Mizukami; Daisuke Hamano; Hisato Fujisaka (ISCAS (2), 2004)