A systematic approach to reducing semiconductor memory test time in mass production. - Jen-Chieh Yeh; Shyr-Fen Kuo; Cheng-Wen Wu; Chih-Tsun Huang; Chao-Hsun Chen (MTDT, 2005)