Design Method of Vertical Lattice Loop Structure for Parasitic Inductance Reduction in a GaN HEMTs-Based Converter. - Si-Seok Yang; Sung-Soo Min; Chan-Hyeok Eom; Rae-Young Kim; Gi-Young Lee (IEEE Access, 2022)