A three reference voltage 0.5V 10-bit SAR-ADC using merge split capacitor switching scheme in 40nm CMOS. - Ko-Chi Kuo; Sin-Cong Huang; Chun-Wei Huang (ICCE-Taiwan, 2024)