A regular architecture for a low-quantum-cost n-bit multiplier. - Kooroush Manochehri; Mehrshad Khosraviani; Sina Mirshafiee (Comput. Electr. Eng., 2024)