Impact and Cost of Modeling Memories for ATPG for Partial Scan Designs. - Sitaram Yadavalli; Sanjay Sengupta (VLSI Design, 1998)

On Fault-Simulation Through Embedded Memories On Large Industrial Designs. - Sitaram Yadavalli; Sandip Kundu (VLSI Design, 2001)