P-channel logic 2 T eDRAM macro with high retention bit architecture. - Sivasundar Manisankar; Yeonbae Chung (Int. J. Circuit Theory Appl., 2018)