Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA. - Vivian Desalphine; Somya Dashora; Laxita Mali; Suhas K; Aneesh Raveendran; David Selvakumar (VDAT, 2020)