A 6.5-12.5-Gb/s Half-Rate Single-Loop All-Digital Referenceless CDR in 28-nm CMOS. - Changzhi Yu; Euije Sa; Soowan Jin; Himchan Park; Jongshin Shin; Jinwook Burm (IEEE J. Solid State Circuits, 2020)