Improving Area Efficiency in Synthesizable eFPGA with Multi-output Logic Cell and Domain-Specific Routing Architecture. - Ryo Iwasaki; Tatsuya Sasaki; Yumi Iseki; Sota Kohata; Miyu Yoshida; Kenshu Seto; Masahiro Iida (FPGA, 2026)