An architecture for high instruction level parallelism. - Siamak Arya; Howard Sachs; Sreeram Duvvuru (HICSS (1), 1995)

Evaluation of a branch target address cache. - Sreeram Duvvuru; Siamak Arya (HICSS (1), 1995)