Controller redesign based clock and register power minimization. - Srikunth Rao M.; Soumitra Kumar Nandy (ISCAS, 2000)