Scalable and Power-Efficient Merging Network Design: Automatic RTL Generation for FPGA. - Ardhendu Sarkar; Sriparna Mandal; Surajeet Ghosh (ISVLSI, 2025)