Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ∓50 ps jitter. - Ilya I. Novof; John Austin; Ram Kelkar; Don Strayer; Steve Wyatt (IEEE J. Solid State Circuits, 1995)