Low power design techniques for nanometer design processes: 65 nm and smaller. - Subhomoy Chattopadhyay (SBCCI, 2007)

Tutorial T3: Low Power Design Techniques for Nanometer Design Processes - 65nm and Smaller. - Subhomoy Chattopadhyay; Rakesh Patel (VLSI Design, 2007)