A layout-aware physical design method for constructing feasible QCA circuits. - Mayur Bubna; Sudip Roy 002; Naresh Shenoy; Subhra Mazumdar 002 (ACM Great Lakes Symposium on VLSI, 2008)