Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening. - Subramanian Poothamkurissi Swaminathan; Pey-Chang Kent Lin; Sunil P. Khatri (ICCD, 2012)