Double Precision Sparse Matrix Vector Multiplication Accelerator on FPGA. - Sumedh Attarde; Siddharth Joshi 005; Yash Deshpande; Sunil Puranik; Sachin B. Patkar (PECCS, 2011)