Two-level cache architecture to reduce memory accesses for IP lookups. - Sunil Ravinder; Mario A. Nascimento; Michael H. MacGregor (ITC, 2011)