Robustness and performance analysis on high speed ASIC design with canonical statistical timing model. - Suoming Pu; Bo Yu; Xuan Zou (ASICON, 2011)

Redesign modern IP router chips in a 3D technology. - Bo Yu; Suoming Pu (APCCAS, 2012)