A Power Efficient Decoder for 2GHz, 6-bit CMOS Flash-ADC Architecture. - Syed Masood Ali; Rabin Raut; Mohamad Sawan (IWSOC, 2005)