Simulated Annealing Hardware Architecture for Max-Cut Combinatorial Optimization. - Szu-Wei Chien; Yuan-Ho Chen (GCCE, 2024)