Self-Timed Boundary-Scan Cells for Multi-Chip Module Test. - T. A. García; Antonio J. Acosta 001; J. M. Mora; J. Ramos; José Luis Huertas (J. Electron. Test., 1999)