High Reliability Soft Error Hardened Latch Designfor Nanoscale CMOS Technology using PVT Variation. - T. Dhanushya; T. Latha (Wirel. Pers. Commun., 2023)