A 50% duty-cycle correction circuit for PLL output. - T. Gawa; Kenji Taniguchi 001 (ISCAS (4), 2002)