A 4Gb/s CMOS fully-differential analog dual delay-locked loop clock/data recovery circuit. - Zhiwei Mao; T. H. Szymansli (ICECS, 2003)