A fabrication method for high performance embedded DRAM of 0.18 μm generation and beyond. - T. Yoshida; H. Takato; T. Sakurai; K. Kokubun; K. Hiyama; A. Nomachi; Y. Takasu; M. Kishida; H. Ohtsuka; H. Naruse; Y. Morimasa; N. Yanagiya; et al. (CICC, 2000)

A single-chip 8-band CMOS transceiver for W-CDMA(HSPA) / GSM(GPRS) / EDGE with digital interface. - Hiroshi Yoshida; Takehiko Toyoda; T. Yasuda; Yosuke Ogasawara; M. Ishii; T. Murasaki; Gaku Takemura; Masaomi Iwanaga; T. Takida; Yuta Araki; T. Hashimoto; K. Sami; et al. (ESSCIRC, 2008)

Crossed Bit Line (CBL) Architecture in 3D Flash Memory CMOS Directly Bonded to Array (CBA) Structure. - Hiroshi Maejima; Katsuaki Isobe; N. Okada; Masaki Unno; T. Hashimoto; Tetsuaki Utsumi; T. Hisada; K. Maruyama; Toshiyuki Kouchi; T. Kotani; Hitoshi Shiga; O. Kwon; et al. (IMW, 2025)