A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors. - Ta-Chung Chang; Vikram Iyengar; Elizabeth M. Rudnick (J. Electron. Test., 2000)