A pipelined architecture for DLMS algorithm considering both hardware complexity and output latency. - Tadaaki Kimijima; Kiyoshi Nishikawa; Hitoshi Kiya (EUSIPCO, 1998)