An open-loop full CMOS 103 MHz -61 dB THD S/H circuit. - Khayrollah Hadidi; Masahiro Sasaki; Tadatoshi Watanabe; Daigo Muramatsu; Takashi Matsumoto 001 (CICC, 1998)