A reconfigurable multilevel parallel texture cache memory with 75-GB/s parallel cache replacement bandwidth. - Se-Jeong Park; Jeong-Su Kim; Ramchan Woo; Se-Joong Lee; Kang-Min Lee; Tae-Hum Yang; Jin-Yong Jung; Hoi-Jun Yoo (IEEE J. Solid State Circuits, 2002)