Inter-chip Clock Network Synthesis on Passive Interposer of 2.5D Chiplet Considering Transmission Line Effect. - Tai Yan; Yiyu Wang; Zhan Li; Ning Xu 006; Yuanqing Cheng (VLSI-SoC, 2025)