A 1.2- mu m BiCMOS sample-and-hold circuit with a constant-impedance, slew-enhanced sampling gate. - Myles H. Wakayama; Hiroshi Tanimoto; Takahiro Tasai; Yoshihiro Yoshida (IEEE J. Solid State Circuits, 1992)