Delay analysis of sub-path on fabricated chips by several path-delay tests. - Takanobu Shiki; Yasuhiro Takashima; Yuichi Nakamura 002 (ISCAS, 2010)