Utilizing register transfer level false paths for circuit optimization with a logic synthesis tool. - Tsuyoshi Iwagaki; Takehiro Mikami; Hideyuki Ichihara; Tomoo Inoue (APCCAS, 2012)