Unified Gated Flip-Flops for Reducing the Clocking Power in Register Circuits. - Takumi Okuhira; Tohru Ishihara (PATMOS, 2011)