Voltage limiters for DRAMs with substrate-plate-electrode memory cells. - Toshio Takeshima; Masahide Takada; Toshiyuki Shimizu; Takuya Katoh; Mitsuru Sakamoto (IEEE J. Solid State Circuits, 1988)