Flip-flop chaining architecture for power-efficient scan during test application. - Shantanu Gupta; Tarang Vaish; Santanu Chattopadhyay (Asian Test Symposium, 2005)