A 50 MS/s 65 dB-SNDR Pipelined SAR ADC using Capacitively Degenerated Two-Stage Dynamic Amplifier. - Hyunchul Yoon; Teawoong Kim; Yigi Kwon; Youngcheol Chae (VLSI Technology and Circuits, 2022)