An intelligent subprocessor for hardware emulation with 20-MOPS performance. - Hideo Nakamura; Terumi Sawase; Yasushi Akao; Shigeki Masumura; Makoto Hayashi; Hiroshi Ohsuga; Yuji Satoh; Tatsuya Aizawa (IEEE J. Solid State Circuits, 1991)